![]() ![]() ![]() The reset signal will remain asserted for a minimum of 1ms (typically 1.5ms) after the supply voltage rises above this threshold, and/or the processor deasserts its reset signal. ![]() This device will assert the reset signal to the CY7C68001 (active Low) if its 3.3V supply voltage dips below 2.63V (nominal), or if it receives an external reset signal from the processor in the FPGA design. Reset of the USB interface device is provided through use of a supervisory reset circuit device – a MAX6315, from Maxim. Internal clocking for the USB transceiver (and various internal logic) is supplied from an internal PLL, which itself is driven by an external 24MHz crystal connected across the device's XTALIN and XTALOUT pins. The USB interface device supports operation at Full (12Mbps) or High (480Mbps) speed. The device is powered by the motherboard's 3.3V supply and is configured to provide a 16-bit bidirectional data bus to/from the processor. This device has a built-in USB transceiver and a Serial Interface Engine (SIE), which automatically manages the USB protocol. Providing the high-speed interface between a processor in an FPGA design and the USB bus is an EZ-USB SX2™ device (CY7C68001-56LFC, from Cypress Semiconductor). The port is provided courtesy of a USB B-type connector. ![]() The NanoBoard 3000 provides a USB 2.0 port for use by a design programmed into the board's User FPGA. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |